Functional devices and circuits based on Resonant Tunnelling Diodes (RTDs) are receiving much attention since they allow high speed and/or low power operation. RTDs exhibit a negative differential resistance in their current-voltage characteristic which can be exploited to significantly increase the functionality implemented by a single gate in comparison to other technologies. In particular, they have proven to efficiently implement threshold gates which are a generalization of conventional boolean gates. Suitable logic synthesis tools are required to handle these complex building blocks in order to translate the advantages of this emergent technology to the circuit and system levels. This paper describes an efficient approach to the automatic design of networks of threshold gates from functional specifications. Results for widely used logic functions and standard benchmark circuits are reported.
Introduction
Resonant tunnelling diodes (RTDs) are very fast non linear circuit elements which are used in high speed and/or lowpower circuits. Switching speeds at room temperature in the order of one picosecond have been reported for these devices. In addition, RTDs exhibit a negative differential resistance (NDR) region in their current-voltage characteristics which can be exploited to significantly increase the functionality implemented by a single gate in comparison to MOS and bipolar technologies, thus reducing circuit complexity and power consumption. Many of them rely on utilizing the latching property of the clocked series connection of a pair of RTDs (MOBILE) arising from their NDR characteristic.
The MOBILE operating principle [1] is very well suited to implement Threshold Gates (TGs). RTD-based TGs have been fabricated and have demonstrated high speed and robust operation [2] , [3] . The power of the threshold gates [4] lies in the intrinsic complex functions implemented by such gates, which allows for realizations that require less threshold gates than standard boolean logic gates. A number of theoretical results show that polynomial-size, bounded level networks of threshold gates can implement functions that require unbounded level networks of standard logic gates. In particular, important functions like multiple-addition, multiplication, division, or sorting can be implemented by polynomial-size threshold circuits of small constant depth [5] . Translating the advantages of this RTD emergent technology to the circuit and system levels could be limited by the lack of automatic synthesis procedures. Many logic algorithm exist targeting conventional logic gates but few have been specifically developed for TGs. The problem was addressed as early as the beginning of the 70's, but unfortunately it seems that almost nothing has been done since then. LSAT algorithm [6] inspired from techniques used in classical two-level minimization of logic circuits, a multi-level approach [7] and a very recent work [8] are remarkable exceptions.
This paper describes an efficient approach to the automatic design of networks of threshold gates from functional specifications. The problem of designing an optimum network of TGs is transformed into a satisfiability problem. The set of its solutions is described by a discrete function represented by Multi-valued Decision Diagrams (MDDs). The rest of the paper is organized as follows. Section II formally defines the concept of threshold logic and establish the formulation of the problem of logic synthesis for TGs. Section III describes the implementation of the proposed approach. Section IV reports experimental results. Finally, Section V gives some conclusions.
Logic Synthesis Based on Threshold Gates
A threshold gate (TG) is defined as a logic gate with n binary input variables, , one binary output , and for which there is a set of real numbers: threshold T and weights , such that its input-output relationship is defined as iff and otherwise [4] . Sum and product are the conventional, rather than the logical, operations. Many CAD problems can be naturally formulated by means of discrete functions defining a characteristic function, F, which implicitly represents the set of solutions:
F(c 1 , c 2 , ..., c n ) = 1 iff (c 1 , c 2 , ..., c n ) is a solution F(c 1 , c 2 , ..., c n ) = 0 in other case where c 1 , c 2 , ..., c n are multi-valued variables which can take values from a discrete set. Thus, given F, the CAD problem is solved by determining whether F is satisfiable, that is, whether it evaluates to 1 for some input combination and in such case, obtaining one or the complete set of input combinations verifying F. Using a suitable representation for F is critical to efficiently apply this approach.We have resorted to MDDs that we briefly introduced.
It is well known that binary boolean functions, f: B n → Β, can be represented by ordered Binary Decision Diagrams (BDD) [9] . A BDD is a directed acyclic graph where a Shannon decomposition is carried out at each node. BDDs can be extended to Multivalued Decision Diagrams (MDDs) [10] , [11] representing multivalued functions, f: {0, 1, ..., k-1} n → Β.
Each internal node has as many outgoing edges as different values can take the variables. Figure 1 shows an MDD of the characteristic function of the relation x > y, with x and y ∈ {0, 1, 2}. Figure 2 depicts a multi-layer feed forward network of threshold gates which is able to implement any n-input function f(x 1 , x 2 , ..., x n ) [4] . The problem of logic synthesis using TGs can be formulated as:
Network Synthesis
Given f(x 1 , x 2 , ..., x n ) determine the minimum number of threshold elements, M, required to implement f, as well as the set of weights and threshold for each of them From the description of a function, f(x 1 , x 2 , ..., x n ), the procedure shown in Figure 3 builds up a multi-valued function, F redM , such that if it is satisfiable then function f can be implemented by a network with M gates and the structure in Figure   2 . Each assignment of input variables satisfying F redM completely defines a network implementing f. The problem of optimum synthesis of threshold gates networks can be solved in an incremental way by solving a sequence of problems, repeating the described procedure for increasing values of M. Given the NP nature of this problem, the search of exact solutions is only practical for a low number of inputs. Circuit partition techniques can be used and the synthesis procedure just described applied to each partition. This is the strategy we have taken in the new tool.
Description of Proposed Approach
The new tool takes as input the functional description of the circuit to be synthesized in ESPRESSO or BLIF format, the ranges for the weights associated to each of the variables as well as the ranges for each of the thresholds values. The output is a netlist of TGs. There are two main modules in the tool. The first is the partitioning module. The second module is the synthesis module which works sequentially with the function associated to each partition. It starts with an analysis step which carries out operations such as classification of variables and identification of symmetries with the aim of simplifying the network synthesis. All these tasks are realized on the BDDs representing the functions. Then, it builds the MDDs representing the functions F redM described in previous Section. If F redM can be satisfied, an input assignment verifying it is produced.
The building and storing of the MDDs can be computationally expensive for functions with a relatively low number of input variables. Because of this, an strategy which transforms the problem in a collection of subproblems which can be efficiently solved has been applied (search strategy 1) in our implementation. Each of these subproblems is obtained by fixing a reduced number of variables. In addition, it is possible to speed up the search process without carrying out the AND operation of the MDDs associated to the equations corresponding to each input combination. A recursive procedure to obtain an assignment simultaneously satisfying all the sub-functions (search strategy 2) has been developed. 
. . . 
Experimental Results
A prototype of the tool, called LTHRES, has been implemented using the MDDs' and BDDs' packages and an standard partition algorithm from SIS [12] . Table I shows the results obtained for some logic functions widely used in digital design. LTHRES has been applied to obtain minimum networks of TGs implementing them (no partition applied). There have been included columns for the number of inputs and outputs (I, O) , the minimum number of TGs (TG) and the number of levels (Tlev) in the derived network implementing the functions as well as the time consumed with different search strategies. The application of search strategies 1 and 2 is advantageous for the examples with more inputs and outputs. Conventional multi-level implementations have been also generated within SIS. Optimization has been performed applying script.rugged. Technological mapping has been done by an algorithm targeting area minimization (map -m 0). The target library comprises 13 boolean gates (BGs): in, nand2, nand3, nand4, nor2, nor3, nor4, and2, or2, aoi21, aoi22, oai21 and oai22. The number of gates (BG) and levels (Blev) in the resulting boolean networks are reported. In order to estimate the complexity of implementing these circuits with less levels, the number of product terms (tp) in a two-level implementation obtained with ESPRESSO is also included. Table II compares threshold and conventional realizations for a set of standard benchmark circuits. Both implementations have been obtained applying identical combinational optimization. In the partitioning carried out to derive the threshold network the number of inputs per partition has been limited to 5. Good results are obtained in spite of the fact that an specific partition algorithm is not being applied.
Comparisons to other existing tools have not been carried out. It has no sense in the case of LSAT which is aimed at two-level implementations. Concerning the multi-level approach from [8], it has not been possible as the tool is not available. Direct comparison of data reported is not significant and there are not enough details on combinational optimization to be able to reproduce it.
1) A multi-valued integer variable is associated to each of the weights and threshold in the network.
2) For each input combination (x 1 , x 2 , ..., x n ) for which f(x 1 , x 2 , ..., x n ) = 1 the following function with binary output and multi-valued input is built up 1 :
3) For each input combination (x 1 , x 2 , ..., x n ) for which f(x 1 , x 2 , ..., x n ) = 0 the following function with binary output and multi-valued input is built up 1 4) Function F redM is built up from the conjuction of the expresions obtained in previous steps. 1 .Each parenthesis represents the characteristic function of the corresponding relation. 
Conclusions
A novel logic synthesis tool for the synthesis of general boolean functions using threshold gates has been described. Preliminary results using an standard partitioning algorithm, non specifically optimized for the targeted threshold network implementation, are very promising. A dedicated partitioning algorithm is currently under development. Addressing the problem of synthesis with threshold gates is extremely important for the success of emergent technologies like RTDs which application could be limited by the lack of CAD tools. 
